

BTECH

(SEM V) THEORY EXAMINATION 2023-24

INTEGRATED CIRCUITS

TIME: 3 HRS

M.MARKS: 100

Note: 1. Attempt all Sections. If require any missing data; then choose suitably.

SECTION A

	SECTIONA		
1.	Attempt all questions in brief.		
Q no.	Question	Marks	CO
a.	Write the device parameters for IC 741.	2	1
b.	List the advantages of Widlar current mirror used in IC 741.	2	1
c.	Define 3-dB points in frequency response.	2	2
d.	Discuss the advantages of an instrumentation amplifier.	2	2
e.	Differentiate between voltage comparator and zero crossing detector.	2	3
f.	Analog multiplier can be used as phase detector. Justify the statement.	2	3
g.	Differentiate between PUN and PDN.	2	4
h.	Discuss the advantage of master salve flip flop over simple flip flop.	2	4
i.	Define voltage-controlled oscillator as a system.	2	5
j.	Define Lock range and capture range.	2	5
	60		
_	SECTION B		
2.	Attempt any <i>three</i> of the following:	_	NO.
0	Ourseting	Montra	CO

SECTION B

2. Attempt any *three* of the following:

	Attempt any <i>nace</i> of the following.		
Q no.	Question	Marks	CO
a.	Calculate the voltages and currents for different transistors used in the	10	1
	input stage of IC 741 through DC analysis of it.		
b.	Derive of impedance offered by generalized impedance converter. Also	10	2
	calculate the values of components to simulate an inductor of 2 mH		
	using it.		
c.	Explain the operation of astable multivibrator using operational	10	3
	amplifier with necessary mathematical expressions and waveforms.		
	Also design a square wave generator using it of frequency 5 KHz.		
d.	Discuss the implementation of D flip flop using CMOS inverter along	10	4
	with its master salve configuration.		
e.	Explain the generation of square and triangular wave of IC 566 with its	10	5
	block diagram and waveforms. Also derive the expression of frequency		
	of generated waveform.		

SECTION C

3.	Attempt any one part of the following:		
Q no.	Question	Marks	СО
a.	Draw the overall small signal model of IC 741 and hence calculate the	10	1
	overall voltage gain provided by IC 741.		
b.	Calculate the small signal resistance between node A & A' for following	10	1
	circuit in terms of device parameters.		



PAPER ID-310217


Roll No:

Printed Page: 2 of 2 Subject Code: KEC501

BTECH (SEM V) THEORY EXAMINATION 2023-24 **INTEGRATED CIRCUITS**

TIME: 3 HRS





4. Attempt any one part of the following:

Q no.	Question	Marks	CO
a.	Derive the transfer functions of low pass, high pass and band pass filters	10	2
	obtained at different nodes of universal active filter or KHN circuit		1
	along with their frequency response. Also calculate the bandwidth of		$\langle \cdot \rangle$
	bandpass filter, if quality factor is 25 and center frequency is 2 <i>KHz</i> .		V.J
b.	List the properties of V-I and I-V converters. Also discuss the voltage	10	2
	to current converters with floating and grounded load.	VQ.	
	SJr. SJ		
5.	Attempt any one part of the following:		

5. Attempt any one part of the following:

Q no.	Question	Marks	CO
a.	Discuss the logarithmic amplifier. Also discuss its temperature compensation.	10	3
b.	Discuss the triangular wave generation using operational amplifier. Also derive the expression of frequency of generated triangular waveform.	10	3

6. Attempt any *one* part of the following:

0.	recempt any one part of the following.		
Q no.	Question	Marks	СО
a.	Discuss the realization of clocked SR flip flop using CMOS inverter. Also discuss its simpler implementation using CMOS.	10	4
b.	Implement and verify the followings using CMOS: i. 2 input NAND gate. ii. $Y = \overline{ABC + DE}$	10	4

7. Attempt any one part of the following:

Q no.	Question	Marks	CO
a.	Discuss the operation of 555 timer IC as astable multivibrator.	10	5
	Determine the duty cycle and frequency of 555 timer astable operation		
	for $C = .01 \mu f$, $R_A = 2.2 K \& R_B = 3.9 K$.		
b.	Explain the working of PLL with its block diagram. Also discuss the	10	5
	various applications of it.		